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ABSTRACT
Electron transport characterisation is fundamental step forward in exploring the 
potential o f a semiconductor material to be used as building material in electronic 
devices. Several device parameters such as channel length, gate thickness, extent o f 
doping etc. are determined with the help of precise electron transport measurements. 
Four point probe measurement is considered as one o f the reliable electrical 
characterisation technique especially in case o f semiconductor materials. Several key 
parameters such as resistivity, carrier type, carrier concentration, carrier mobility 
etc., can be directly calculated to a high degree o f accuracy by carefully following 
simple experimental procedures o f four point probe. In this project fundamental 
electrical characteristic o f two different nanostructures (1-D thin films and 2-D 
nanowires) o f ZnO were studied. Resistivity o f as grown ZnO thin films is found out 
to be o f the order o f 1000 Hem, post-growth treatment o f thin films in the presence 
o f N2O environment increases their stability and resistivity is reduced to less than 
100 ficm. This is considered to be due to the N-Zn bonding, as annealing in the 
presence of O2 alone resulted in increase in the resistivity. From the measured 
resistivity of thin films o f different thickness it is also established that resistivity o f 
Cu doped ZnO thin films is inversely proportional to the film thickness. An 
exponential dependence o f resistivity on the presence on Cu content in thin film was 
observed and their resistivity can be easily controlled by varying the percentage o f 
Cu in ZnO thin films. In the case o f nanowire devices the resistivity and trans­
conductance measurements were performed using four point probe arrangement to 
determine the true characteristics o f the nanowires. The resistivity o f  the samples was 
found out to be in the range o f 1.10 x  10-1 to 5 .58 x  10~2ficm. It was observed 
that with decrease in the width o f nanowire beyond 90nm the resistivity decreases 
because o f the decrease in surface vacancies, which result in reduced inelastic 
scattering events and electron mean free path increases. From the conductance versus 
gate voltage (Vg) plot, n-type nature of ZnO nanowires is observed. The carrier 
mobility for the ZnO nanowires was determined to be between 8 and 100 cm 2/V s  
and carrier concentration in the range o f 5.66 x  1017to 3.77 x  1019 cm~3 .
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Chapter 1. INTRODUCTION
1.1. Introduction
In this MRes thesis, the experimental results obtained from electrical transport 
characterization o f two different kinds o f semiconducting nanostructured materials, 
namely thin film and nanowire, will be presented. These nanostructured materials are 
classified as one-dimensional (1-D) nanowires [1] and two dimensional (2-D) thin 
films [2] on the bases o f existence o f electron confinement in them due to their 
nanoscopic shape and size [3]. Quantum size effect electron confinement is believed 
to be the fundamental reason for their different behaviour from the devices o f  same 
materials in their bulk/macroscopic sizes [4]. Transition metal (TM) doped ZnO 
semiconductors is o f great interest due to its potential applications in spintronics 
technology [5-7], hence characterising these material is o f great importance. In this 
chapter an overview o f the origin and different generations o f solid state devices are 
discussed, followed by current challenges in the area. Very briefly fundamental 
views o f key concepts related to the experiment are discussed next. Objective and 
motivation for this work are discussed towards the end o f the chapter and the chapter 
is concluded by giving the summary o f structure and organisation o f the complete 
thesis.
1.2. Solid State Electronic Devices -  Origin, Generations and Commercial Driven 
Life Cycle
With the incredible success o f first ever general-purpose electronic computer 
‘Electronic Numerical Integrator And Computer* (ENLAC) [8, 9]. Electronic 
computers was seen as the only option to invest in the future as ENLAC was about 
1000 times faster than its counterparts based on the electromechanical principals at 
that time [8]. The success o f ENLAC shifted huge research focus in the improvement 
o f the system, vacuum tubes were identified as the weakest link in the chain with 
unfavourable features like large switch time, heat dissipation and big size etc., 
possibilities o f their replacements with other novice components were explored. Key 
breakthrough towards this was reached with successful demonstration o f  first solid 
state transistor (Figure 1.1) based on germanium (Ge) [10], followed by reporting o f 
physical principles involved in the solid state transistor action [11]. However it was 
soon realized that Ge based transistors are not the best and practical/real-time
MRes Nanoscience to Nanotechnology | S w ansea  U niversity
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solution and need for other better suitable material for solid state devices was felt and 
looked into. Although Ge is easier to work with and also offers higher frequency 
operations but it lags on several other key performance parameters [12] with high 
leakage current in “o ff’ condition [13] and the operation o f devices restricted to only 
in the temperature range o f 0 to 70°C.
Plastic Wedge
Metal base
(b)
Figure 1.1: (a) Image of first transistor fabricated and successfully demonstrated by 
William Shockley at Bell Labs, (b) Schematic representation o f first transistor (not 
drawn to scale).
Most of the limitations o f Ge based transistors were overcome with the successful 
fabrication o f first silicon (Si) based transistor [14]. Device made from Si offers 
lesser leakage current [15] and had broad range o f operating temperature -55 to 
125°C [14, 15]. With the availability o f commercial high-purity "semiconductor- 
grade" Si wafers [16], it became the first choice for the solid state devices. While 
improving transistors performance and exploring other potential applications the 
main focus was shifted to reducing the feature size. This led to the next breakthrough 
o f miniaturized electronic circuits called integrated circuits (IC) [17, 18]. IC 
performed the job of a number o f electronic components from a single chip. With the 
developments of IC it was realized that more and more number o f components can 
be added in an IC and from the empirical observation in the growth o f IC component 
density it was predicted that the component density o f IC’s will double every year, 
this was changed latter to double every two year period [19, 20]. This observation 
has since been dubbed as "Moore's Law" and as it is never been violated and this 
now has become enormously influential. Some have even called it as a self-fulfilling
2 MRes Nanoscience to Nanotechnology | Sw ansea University
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prophecy. Moore’s law and its importance are discussed in more detail in the next 
chapter.
Figure 1.2: Market driven life cycle of solid state electronic devices.
Several factors other than just better performance, like cost per feature, cost for up- 
gradation/replacement of current manufacturing system govern the migration from 
one generation of technology to the next. In Figure 1.2 the commercially driven life 
cycle o f solid state devices is presented. This cycle is repeating itself for past 55 
years without any problem as the scaling down the feature size was always easily 
achieved with novice invocations over the course o f time, however this time 
improving the device performance with simply scaling down the feature is not 
possible due to several scaling limitations like device cross talk, huge heat 
dissipation and large doping. So the efforts are made in making devices with 
alternate working principles. Technologies based upon optoelectronics and spin 
electronics have been reported as potential replacement o f conventional present day 
electronic devices [21]. While the control/manipulation o f charge is the fundamental 
principal o f conventional electronic devices, the controlled transition/recombination 
o f electrons between different energy levels which leads to the absorption/emission 
o f photons in the different range of the electromagnetic spectrum, forms the basis o f 
optoelectronics and devices classified as spinelectronics just work on the spin of 
electrons. Compared to the charge and the photon, it is rather difficult to 
manipulate/control and detect the spin o f an electron [21]. In fact, most o f the 
devices reported/fabricated working on the principles o f spinelectronics to date still 
relies primarily on the spontaneous ordering o f spins, in the form of different types o f 
magnetic materials. Novice materials called dilute magnetic materials (DMS) having 
hybrid properties of semiconductors and magnetic are required for the
Investment
Technology Scaling
Better Performance/Cost
----------- n--------
Market Growth
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fabrication/realization o f such devices. Charge-based devices (conventional 
electronic devices) are currently dominant in both areas o f information processing 
and storage. Photonic devices are used largely in information transmission and 
display with limited/selective special requirement driven application in storage too. 
However in contrast to the wide range o f application o f the charge and photon based 
electronic devices presently the applications o f spin-based materials and devices or 
spintronics, are still limited to just information storage [22]. But from a long term 
perspective, device made on the principle o f  spintronics has the potential o f  creating 
the next generation devices with faster response, low power consumption and less or 
no moving charges involved during their operation [23]. Also these devices promise 
integration between the information processing devices and information storage 
devices which enables them to be used for potential application in quantum 
information processing [24].
1.3. Objective and motivation o f this w ork
The primary aim of this project is to investigate the electrical properties o f ZnO and 
Cu doped ZnO nanostructures and explores their potential application as basic 
building material for the next generation solid state electronic devices. Recent 
research and findings in this area o f research encourage and motivates us towards 
undertaking this project.
1.4. Thesis organisation
After giving a brief background o f this research, an overview o f the work done so far 
on ZnO and Cu-doped ZnO is provided in Chapter 2. Other TM doped ZnO also 
briefly introduced in this chapter. Chapter 3 Formulation and improvement o f 
research methods and models and their validation is presented in this chapter. 
Growth and characterization techniques used in this work, in which the focus is on 
those which are more specific to this work. The structural and chemical analyses o f 
the obtained films are given in Chapter 4, while Chapter 5 describes electrical 
transport properties, respectively. This work is summarized and some suggestions for 
future work are also provided in Chapter 6.
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2.1. Introduction
Nanotechnology is defined, according to the National Science and Engineering 
Technology Council (NSET) as:
“Research and technology development at the atomic, molecular, or 
macromolecular levels, in the length scale o f approximately 1-100 nm range, to 
provide a fundamental understanding o f phenomena and materials at the nanoscale 
and to create and use structures, devices, and systems that have novel properties and 
functions because o f their small and/or intermediate size. The novel and 
differentiating properties and functions are developed at a critical length scale o f  
matter typically under 100 nm. ”
In this chapter experimental and theoretical work related to the experiments 
performed by me will be discussed. First Moore’s law is discussed followed by 
scaling limitations o f current technologies in keeping up with Moore’s law and 
possible technologies having potential o f replacing the current electronic devices. 
Importance and need o f electrical characterisation is discussed next. Next generation 
o f electronic devices based on novice nanomaterial properties is presented next. 
Dilute magnetic materials (DMS) as the building blocks o f devices working on the 
principle o f quantum electronics. The ZnO and Transition Metals doped ZnO 
nanostructures are discussed next towards the end o f the chapter.
2.2. Moore’s law
Moore’s law is an empirical observation that feature size will be halved or 
component density and performance o f integrated circuits doubles every year [1], 
this was later revised to doubling every two years [2]. Scaling rules were defined and 
put into practice shortly after development o f IC’s and for last 50 years, guided by 
these scaling laws [3], smart optimization by timely introduction o f new processing 
techniques improving the weakest link present in the chain, device structures and 
materials (in many areas o f the device except the channel), Moore’s law has 
continued. Fabricated by lithography, the 65 nm logic technology node featuring -30  
nm transistors is currently in high volume production [4, 5], with 45 nm and 32 nm 
technologies with process targets defined to maintain Moore’s law are currently 
under development.
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Figure 2.1: Number of transistors packed onto single chip -  Moore’s law [33].
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Figure 2.2: Reduction in feature size and technologies responsible for change [33].
Data presented in Figure 2.1 is in very good agreement with Moore’s law, similarly 
in Figure 2.2 the feature size on a transistor has decreased as predicted by Moore. 
However there was another observation that is important for the technology to be 
successfully adapted is cost for the fabrication. From Figure 2.3 it is observed that
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although overall fabrication for the device has increased over the years but the cost 
per transistor always decreases.
100M
10M
1M
100K 2
10K
1960 1970 1980 1990 2000 2010 2020
Calendar year
Figure 2.3: Change in overall process cost and cost per transistor [33].
From the development o f first IC to the present date the IC’s can be classified into 
seven categories/generations depending upon the component density packed per 
square centimetre and key break troughs achieved in fabrication process. These 
seven categories are, Small Scale Integration (SSI), Medium Scale Integration (MSI), 
Large Scale Integration (LSI), Very Large Scale Integration (VLSI), Ultra large 
Scale Integration (ULSI), Giga Scale Integration (GSI) and Atomic Scale Integration 
(ASI). Individual devices fabricated before the development o f IC can be referred to 
as Zero Scale Integrated (ZSI) devices. Table 2.1 summarise these different 
technology with year they were first realized/fabricated.
As observed from Table 2.1 a revolutionizing growth is achieved consistently over 
the last 55 years in development o f solid state device. However 
application/adaptation o f the novice technology is mainly governed by the
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commercial aspects o f the devices. Even though the next generation o f devices are 
fabricated in lab conditions they still may not be yet obsolete for commercial 
application.
Integration Class Number o f Components per cm Year o f Realization
ZSI 10° 1955
SSI 101 1965
MSI 10" 1967
LSI 104 1975
VLSI 10° 1982
ULSI 10* 1991
GSI 10l° 2010
ASI 101" 2020 (Predicted)
Table 2.1: Summary o f different scales o f integration technologies and report o f first 
successful fabrication year.
2.3. Scaling challenges
In every generation o f solid state electronic device the key device dimensions 
including the effective gate insulator thickness have been reduced more or less by a 
factor 100 (Table 2.1). Many challenges have been met to achieve this, but today 
even more challenges have to be faced if  progress is to continue. The transistor off 
current limits further scaling o f the threshold voltage (Vt), which in turn limits 
scaling o f the power supply voltage. Variability problems are increasing due to line 
edge control and roughness, doping fluctuations and soft errors. For the near term, 
strain engineering and hybrid surface orientation are being pursued to keep 
performance moving forward. Although several alternative structures are promising 
for the future, but they appear challenging to build. Some key scaling challenges 
faced today are discussed below.
2.3.1. Electric fields
As the induced electric field (E) between different layers o f materials in a 
semiconductor device is proportional to the applied voltage (V) across the layers and 
the distance (d) that separates them.
Thickness o f different layers o f materials cannot be decreased beyond a certain limit 
otherwise a breakdown may occur due to presence o f high field. As a result new 
metal materials will be needed in conjuction with high K dielectrics.
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Figure 2.4: Scaling effect o f electric fields.
2.3.2. Heat dissipation
As the packing density of device increases, the heat dissipated per cm2 also increases. 
This required to be properly scaled because with the present rate o f heat dissipation 
the device with nanometer feature size would give off heat equivalent to gunpowder.
2.3.3. Device cross-talk
Separation distance between different devices on a chip is also a key parameter. As 
the size of barriers is scaled down to less than 50nm Quantum tunnelling causes the 
devices to function unpredictably which makes further scaling down o f the devices 
impossible.
D evice 1 D evice 2
- +  QM  tunnelling
(cross-talk)
Figure 2.5: Device cross talk due to quantum tunnelling.
2.4. Next generation electronic devices
Spin electronics, also known as Spintronics, has the potential to create devices with 
superior performances due to the utilization o f both the charge and spin degree o f 
freedoms of electrons. On the bases of nature of material used to fabricate spintronics 
devices can be classified into the following categories:
(i) Metal-based
(ii) Dilute magnetic semiconductor based
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(iii) Semiconductor based systems
(iv) Hybrid devices.
Further among different materials used in the fabrication of spinelectronics devices, 
the devices assembled from DMS based materials are most promising as they can 
integrate into the semiconductor technology and has the potential to operate at room 
temperature.
Spintronics
Semiconductor Based
ZnSe:Mn
ZnTe:Cr
CdTe:Mn
CdSe:Mn
II-VI
Hybrid Devices Metal Based DMS Based
GaAs:Mn
GaNrMn
GaP:Mn
lnAs:Mn
III-V Oxide Based
Ti02:Co
ZnO:TM
IV-VI
PbTe:Mn
PbSe:Mn
PbTe:Gd
Si:Mn
Ge:Mn
Figure 2.6: Classification o f spintronics devices based on nature o f material they 
been fabricated from.
Semiconducting and magnetic properties have been reported to coexist in some 
materials, like europium chalcogenides [6, 7] and ferrimagnetic or ferromagnetic 
semiconducting spinels [8]. Because of their novice properties in particular the 
properties resulting from the exchange interaction between itinerant electrons and 
localized magnetic spins, these materials have been extensively studied. These 
interactions give rise to a rich variety of novice optical and transport phenomena. 
These properties can be manipulated by magnetic field, however they are very 
sensitive to temperature and room temperature and existence o f these properties is 
yet to be achieved. So far low Curie temperature (Tc) and difficulties in material 
preparation prevented them to be used as fundamental building material for 
electronic devices. But now with conventional electronic devices reaching to their 
peak, next generation of electronic devices is anticipated to be based upon these 
semiconductor materials with magnetic properties. These materials can be classified 
as concentrated semiconductor materials (CMS). In addition to these CMS, there is
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also intensive researches on diluted magnetic semiconductors (DMS) which are 
obtained by doping them with a few percent o f magnetic ions [9]. Initial work had 
been centred on II-VI semiconductors (A, X) B where A = Zn, Cd, Hg, X = Fe, Mn, 
Co, Ni, Cr and B = S, Se, Te, and in most cases the valence o f group II cations is 
identical to that o f most magnetic transition metals. Although these materials are 
relatively easy to prepare, most o f them are random anti-ferromagnets or spin- 
glasses, which makes the II-VI DMS unattractive for electronic applications. Similar 
efforts are been made on III-V, IV-VI and IV semiconductors. The presence o f sp-d 
exchange interactions between d electrons o f magnetic ions and electrons and holes 
o f the host semiconductor make these materials very useful for magneto-optical 
applications [10]. There is another type o f DMS materials as well which are different 
from above discussed materials, these are oxide based DMS materials. So far TM 
doped Ti( > 2  and ZnO have been reported to have shown the demonstrating magnetic 
properties at above room temperature, which is vital for practical applications.
2.5. Nanostructured semiconductor materials and their applications in 
electronic devices
Nanostructured materials can be classified in four categories on the bases o f 
dimensionality (Figure 2.7), namely 0-D clusters and particles, 1-D nanotubes and 
nanowires, 2-D nanoplates and layers/films and 3-D nanomaterials that involve 0- 
D ,l-D  or 2-D nanostructures such as fullerites, sols, colloids etc. [11, 12]. All o f the 
dimensions o f 0-D nanostructures are in the nanometric size range. The 1-D 
nanostructures have a dimension that is outside the nanometric size range. The 2-D 
nanostructures have two dimensions outside o f the nanometric size range. The 3-D 
nanostructures have three dimensions outside o f the nanometric size range. These 
bulk 3-D nanostructures consist o f many various kinds themselves, and usually 
comprise nanocrystalline units that show the affected properties o f nanoscale due to 
the size effect. In Figure 2.6 a schematic structural illustration o f all four classes o f 
nanostructures is presented. With a lot o f research presently focused on 
nanostructures, these four classes of nanostructures are further sub divided into a 
total o f 36 categories. These nanostructures differ from other in one way or the other 
and offer some novel properties. Electron confinement in nanostructures is 
considered to be the main reason for their different behaviour. Electron confinement 
in nanostructures particularly in thin films (0-D) and nanowires (1-D) is briefly 
discussed next.
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0-D Nanostructures
-All three dimensions (x,y,z) at nanoscale, 
e.g. Molecules, Clusters, Fullerenes, Rings, 
Metacarbs, Thoroids, Domens, Nano 
powders/particles Schwartzons etc.
D=100nm
D=100nm
1-D Nanostructures
-Nanomaterials with two dimensions(x,y) 
in nanoscale and other (L) is not. 
e.g. Nanotubes/Nanowires/Nanobelts, 
Filaments, Whiskers, Helicoids, needles 
etc.
Figure 2.7: Classification o f nanostructures according to their size.
2.6. Electron confinement in nanostructures - nanowires and thin films
Nanowires are 1-D nanostructures fabricated/synthesized from their respective bulk 
state by either bottom up or top down approach. Inorganic nanowires are 
nanostructures fabricated from inorganic materials and their typical growth methods 
are thermal, hydride vapour phase epitaxy, metal organic vapour phase epitaxy and
2-D Nanostructures
-Nanomaterials with atleast one 
dimension (t) in nanoscale and other 
(Lx and Ly) are not. 
e.g. Tiling, Mosaic, Layered Films
t^lOOnm
L
3-D Nanostructures
-Nanomaterials with all (Lx, Ly and 
Lz) dimensions not in nanoscale, 
e.g. Fullerites, Clatherates, 
Composites etc
L
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chemical vapour deposition, and growth mechanisms vapour-liquid- solid (VLS) and 
vapour solid (VS) methods.
BULK MATERIAL 
QUANTUM WELL 
QUANTUM WIRE 
-QUANTUM DOTS j
ENERGY E
f.fcutk Lw'ell
Figure 2.8: Schematic illustration o f the density-of-states o f electrons in bulk, 
quantum well, quantum wire, and quantum dots.
Nanowires use in integration o f high-performance semiconductors in existing silicon 
technology is now well established [13].
Electrical transport measurements o f such nanostructures are need to be investigated, 
because as the devices having dimensions comparable to the electron mean free path 
they tend to deviate from their bulk behaviour. Several test structures were created 
for a systematic study o f their behaviour with respect to different key parameters 
such as film thickness, Cu concentration and wire length and width.
2.7. ZnO and ZnO nanostructures (thin films and nanowires) -  importance and 
applications
Zinc oxide (ZnO) is a wide direct bandgap (3.2eV) semiconductor with a large 
exciton binding energy (60meV), which has potential applications in UV light 
emitters and detectors. Use o f devices based upon ZnO has been investigated for use 
in short-wavelength light-emitting, transparent conducting and piezoelectric 
materials.
Recent years, there is an increasing interest in making ZnO a dilute magnetic 
semiconductor by doping it with transition metals (TM). As the valence o f Zn in ZnO 
is +2, it can be easily replaced by TM ions, enabling interesting magnetic, optical and 
electrical properties. As compared to titanium dioxide (Ti02), ZnO can accommodate 
more transition metal dopants while acting as a host material, making it a potential 
candidate for room temperature DMS. Theoretical models [14, 15] have predicted 
above room temperature Curie temperature (Tc) for TM doped ZnO thin films, 
following which has numerous experimental works in obtaining ZnO-based DMSs
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using various approaches have been investigated. Most o f the experimental work that 
has been reported to date is some sort o f magnetic properties in TM doped ZnO 
(mostly Co and Mn), its origin still remains debatable and the phenomena being not 
fully understood. The magnetic properties reported so far for TM-doped ZnO range 
from intrinsic ferromagnetism with various Tc, [16-23] extrinsic ferromagnetism, 
[24-26] paramagnetism or super-paramagnetism [27, 28] to anti-ferromagnetism [29, 
30].
Although the key device parameters in the electrical transport in a semiconductor, 
including resistivity, dynamic conductance, carrier concentration, magneto-resistance 
(MR), and Hall effect are temperature-dependent, yet studying their behaviour at the 
room temperature is o f high importance. Conductance studies will enable better 
understanding o f  conduction mechanism in a material. The shape o f a conductance 
curve is characteristic o f the type o f conduction. Transport measurements can 
determine the type o f semiconductor o f the films, carrier concentration o f films and 
whether they are insulating in nature. Obtaining the carrier concentration is very 
important as it further determines if  the material exhibits carrier-mediated 
ferromagnetism. Among all different types o f potential DMS that have been 
investigated, oxide-based DMS systems have attracted special attention, in particular 
Ti02 and ZnO based materials because o f their attractive superior properties and a 
wide range o f applications. In this work, the focus is on Cu doped ZnO DMS. Cu 
doped ZnO (ZnO:Cu), exhibits above-room-temperature ferromagnetism and can 
also be deposited on plastic substrates. On the basis o f  density functional calculations 
ZnO:Cu is predicted to be half metallic ferromagnate with 100% carrier polarization 
and a Curie temperature (Tc) o f 380 K [31]. Because Cu has non-magnetic phases 
unlike other TM (Fe, Co, Ni, Mn), this makes Cu unique and important [32]. 
Compared to structural, chemical, optical and magnetic characterization, detailed 
study o f  electrical transport properties is still lacking. Electrical transport study is 
important in characterizing spintronic materials, in particular when the samples are 
inhomogeneous in nature. Inhomogeneity and disorder exist virtually in all types o f 
materials. Most o f the DMS can be considered in this regime because o f the presence 
o f precipitates o f magnetic dopants, secondary phases, defects and random 
distribution o f  magnetic impurities. Inhomogeneity and disorder effect the transport 
and response o f the system to external excitations such as electrical and magnetic 
field, light and thermal excitations. In the simplest transport measurement, one
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measures the current-voltage (I-V) and other parameters can be derived from this I-V 
curve. In the case that the inhomogeneous region is much smaller than the specimen 
size, no noticeable effect originated from inhomogeneity will be observed in both the
I-V and dl — dV  curves unless the density o f inhomogeneity exceeds a certain 
percolation threshold. However, the situation will change when the samples are 
fabricated into one-dimensional nanowires. In this case, due to the geometrical 
confinement o f current path, most o f  the electrons will have to encounter the 
inhomogeneous region before they could reach the other end o f  the sample. 
Depending on the nature o f electrical conduction in both regions, one may observe I- 
V curves with different characteristics.
2.8. Sum m ary
In this chapter an overview to electrical transport characterisation o f  ZnO and Cu- 
doped ZnO oxide systems through covering both the theoretical and experimental 
works. Although many factors may result in the scattered results, one o f the factors is 
the lack o f systematic study on a series o f samples grown under same conditions. 
More attention should also be paid to the correlation o f results obtained by different 
characterization techniques rather than focusing on one or two results. In the next 
chapter, the experimental details o f this work including both the sample preparation 
and characterization will be covered.
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3.1. Introduction
In this chapter most common used techniques and approaches for resistivity 
measurement o f semiconductors are discussed along with new improvised ways o f 
modifying and applying these techniques for nanoscale devices. Correction factors 
that need to be considered also discussed. At the end o f the chapter application o f 
scanning electron microscopy in ensuring the device integrity o f nanoscale systems 
fabricated for experiment is discussed. Electrical transport characterisation o f a 
material is important for its use in solid state electronic devices. The determination o f 
resistivity p o f  a semiconductor material plays an important role in design o f a 
semiconductor device as several key device performance characteristics like heat 
dissipation [2, 3], cut-off voltage [3], feature size [4-6] etc., directly depends upon 
the resistivity. Although p  can be carefully controlled during crystal growth, but it is 
not truly uniform in doped or non-epitaxially grown wafers. The resistivity o f wafers 
epitaxially grown [7] and by other controlled methods like hydrothermal method [8, 
9] is generally highly uniform [10]. So precise resistivity control is very important 
for the fabrication solid state devices because it’s effect the behaviour/working o f 
device by contributing to the device series resistance, capacitance, threshold voltage, 
hot carrier degradation o f MOS devices, latch up o f CMOS circuits, and other 
parameters.
3.2. Resistivity measurement
The resistivity p o f  a semiconductor material depends on the concentration o f free
electron n and concentration o f hole densities p, and their respective mobilities Pn
and Pp (i.e. Pn electron mobility and Pp hole mobility) [9].
Now if  q is the charge then p o f the semiconductor material can be expressed as
1 3.1
q[npn +  ppp)
Thus if  carrier densities and carrier mobilities are known or can be measured 
experimentally p can be calculated from the equation 3.1.
Further for intrinsic semiconductors at equilibrium n = p = n t and the expression 
for resistivity becomes
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1 3.2
Pintrinsic — f  , \
Although in case o f extrinsic semiconductor materials in which the majority carrier 
density is much higher than the minority carrier density, it is generally sufficient to 
know the majority carrier density and the majority carrier mobility, 
i.e. in case o f n-type extrinsic semiconductors n » p  so the term pfip becomes
negligible and resistivity o f n-type extrinsic semiconductor materials can be
approximated as
1 3.3
Pn ~  Rinpn)
Similarly for p-type extrinsic semiconductors p » n  and the expression for 
approximate resistivity can be written as
1 3.4
Pp ~  q(ppP)
The above equations are simple but the carrier densities and mobilities are generally 
not known and they cannot directly be obtained from experiments but this equation is 
important for theoretical considerations. So we have to look for alternative 
measurement methods to find out the resistivity.
3.3. Two point probe resistance measurement arrangement and its limitations
Two-point probe methods to measure the resistance is easiest to implement among
the various methods to measure the resistance. But this method has many limitations
and result obtained by this method contains higher percentage o f error which not
only makes interpretation o f the measured data difficult but also put question marks
over the credibility o f the findings. The equivalent circuit o f  a typical two-point
probe or two-contact arrangement is shown in the Figure. 3.1. Our aim is to
determine the resistance o f the device under test (DUT). Now if RT is the total
resistance o f  the circuit then by ohms law
V 3.5
Rt  =  j
From the equivalent circuit o f  the two point probe arrangement it is clear that RT 
includes the wire and probe resistance Rw contact resistance /^contact an£* the actual 
resistance o f device under test Rdut-
Rt =  2 Rw +  2J?Contact +  Rdut 3.6
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Now clearly from equation 3.5 and 3.6 it is not possible to calculate the required 
parameterRDUT. This makes the scope o f use o f two point probe very limited and 
especially unsuitable for scientific purposes where high degree o f accuracy is 
required.
Contact Resistance
Device Under Test 
(OUT)® © Parasitic Wire and Probe resistancesI
Contact R esistance
Figure 3.1: Equivalent circuit o f two point probe resistance measurement 
arrangement
3.4. Parasitic resistances involved in electrical m easurem ents
During the electrical characterisation o f a device several unwanted resistances are 
also added to the measurements. These unwanted resistances are referred to as 
parasitic resistances. The parasitic resistances that could be involved in the 
experiments performed are discussed below.
3.4.1. W ire resistance (Rw)
A wire/cable carries the input signal from the source unit to the device under test 
through the probe and the output signal from the device to the measurement unit. 
Besides the resistance o f the wire itself there are other unwanted noise signals in the 
circuit due called leakage currents. These are currents flowing through paths other 
than intended signal paths, such as current flowing through insulator materials that 
are part o f interconnections. This leakage current can be a problem when the 
impedance of the device under test (DUT) is similar to that o f the various insulators 
in the circuit or very precise measurement of resistance is required. The simple 
solution to this is to use a high quality cable with high resistance insulation such as 
teflon or polyethylene. Better quality cables often reduce the effects o f dielectric 
absorption, which is typically a function o f their high impedance insulation material. 
Although high quality cables can go a long way towards reducing leakage currents,
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they may not always be sufficient. It’s important to understand the nature o f  the 
leakage path in a shielded coaxial cable when it’s used for the connection between a 
typical DC instrument, such as a source-measure unit (SMU), and the DUT. Leakage 
current flows from the centre o f the conductor to the shield through the cable’s 
insulation resistance. This causes the SMU to measure the sum o f the current flowing 
through the DUT and the leakage current, rather than just the current flowing through 
the DUT.
A technique called guarding can eliminate the effects o f leakage currents flowing 
through the insulation [11, 12]. A guard is a low-impedance point in the circuit that’s 
at the same potential as the high-impedance lead in the circuit. In a guarded 
measurement, the shield is driven to the same potential as the Force Hi output 
terminal o f the SMU using a unity-gain, low-impedance amplifier (guard). Therefore, 
no leakage current flows through the insulation resistance.
This technique requires a third (guard) connection on the instrument in addition to 
the usual cable shield and signal conductor. Although it’s theoretically possible to 
use a guarded connection on a coaxial cable, it would be unsafe because the shield 
would be at the same potential as the Force Hi output terminal. The Guard o f  an 
SMU should never be connected to the shield of a coaxial cable. The correct solution 
is to use a tri-axial cable. Its inner shield is connected to the guard terminal o f the 
instrument, and the outer shield is connected to the Force Low output terminal.
DUTGUARD FORCE
Figure 3.2: Schematic o f a tri-axial cable.
A coaxial cable with its shield grounded at one point provides a substantial amount 
o f protection from capacitive pickup. A double shielded or tri-axial cable with 
insulation between the two shields provides the maximum protection against noise 
coupling. Since the noise current flows through the outer shield and the signal return 
current flows through the inner shield, the two currents do not flow through common
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impedance for noise coupling. Also length o f cables used in the experiment must be 
short and stable for accurate measurement.
3.3.2. Probe resistance (Rp)
Probe resistance is the resistance o f the probe itself that is used to in the experiment. 
Although the probe are made only from selective metals that reduces the probe 
resistance factor to a negligible amount but still during operation probe resistance 
can increase to a considerable amount due to the oxidation or accumulation o f other 
impurities on the tip o f the probe, regular cleaning or replacement o f probes should 
be put into practice to lower the probe resistance. Probe resistance is considered 
single biggest factor that can adulterate the measurements and extra care should be 
made to limit it.
3.3.3. Contact resistance (Rc)
It is an empirical observation that access to a semiconductor region via a metal 
contact usually exhibits higher resistance than expected from an ideal contact. The 
additional resistance can be considered as a  series resistor in the lead to the ideal 
contact. This extra resistance is called contact resistance (Rc). Fundamental 
assumption in contact theory is that, at some scale, the contact surfaces are never 
completely flat [1]. When two metallic conductors (e.g., a probe tip and aluminium 
contact pad) are pressed together, metal-to-metal contact is first made at various 
micro-protrusions across the surfaces (Figure 3.3).
Probe Tip
1 # c r  uThin Film
'HE!
Aluminum
W « f « r
Oxl<
Figure 3.3: The contact interface between a probe tip and the contact pad o f a 
DUT during measurements [1].
Initially, the metal-to-metal peaks deform elastically; however, as the overt ravel 
increases, the softer material deforms plastically until the entire contact force is 
supported [13]. The approximate size o f these plastically deformed regions is directly 
proportional to the contact pressure and inversely proportional to the material 
hardness [14]. Consequently, the actual contact area o f a probe needle is significantly
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smaller than the total area o f the probe tip. At full over travel the estimated 
maximum contact area is approximately 60-70% of the tip o f the probe tip diameter 
(Figure 3.3) [15, 16].
The specific contact resistance at zero bias, Rc, serves as a measure o f the ohmic or 
rectifying behaviour o f a metal-semiconductor barrier under operating conditions.
R2
w W
Figure 3.4: Origin and concept o f contact resistance in metal semiconductor 
junction.
Consider a resistor having three equal contacts A, B and C arranged in different 
distances Zjand l2 (Figure 3.4), it exhibits different resistances between A and B (Rx) 
and B and C (R2). If I is the length between contacts A and B and W the width o f the 
resistor, the resistance between contacts A and B (R ab ) is given by
Rab  — R s 777 +  2RCW
Where Rc is the contact resistance, by applying above equation to R± and R2 and 
solving for Rc results in
_ ~  ^1^2 
c _  2(1, - 12)
3.7
.3.3.4. Spreading resistance (Rsr)
The spreading resistance o f contact (generally a round) on a semiconductor is an 
important quantity in many semiconductor device measurements and device design
[9]. The current is concentrated at the probe tip and it spreads out radially from the 
tip. Figure 3.5 shows a schematic representation o f probe touching the contact pad 
and spreading resistance.
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Probe
DUT
Figure 3.5: Concept o f spreading resistance.
T h e c o m m o n ly  u sed  form u la  for e st im a tin g  th e  sp read in g  resista n ce  (R sr) is  g iv e n  
by fo l lo w in g  ex p ress io n
Where, b is the thickness and a  is the contact radius o f the probe.
Above expression is a well-known approximation derived from salt water tank 
measurements [11]. An attempted to find out an analytic expression for Rsr [12]; 
however, it was found out that in their paper they have made error while applying the 
boundary conditions.
These issues were overcome and not only an analytic expression for Rsr o f very thin 
substrates but also a more general numerical solution. In brief the equation 3.5 is 
inaccurate for the range o f the ratio o f substrate thickness to contact radius 0.5 < b/a
The thermal spreading resistance o f a round heat conducting contact has the same 
mathematical form as the electrical problem. In a review of that work [18], the 
results are also limited to approximate analytic formula and numerical calculations.
3.5. Four point probe resistance m easurem ent arrangem ent 
To derive the four-point probe resistivity expression, we start with the sample 
geometry in Figure 3.7 (a). Consider a point P on a film of having infinite length. Let 
r be the distance o f point P from the probe. The electric field E is related to the 
current density(/), the resistivity(p), and the voltage (T) through the relationship
3.8
< 3  [17].
3.9
Also
/ 3.10
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The voltage at point P at a distance r from the probe, is then
J0 2tt J0 r*
3.11
V = _[P_
2nr
3.12
a b
v
/N
Si S2 S3
J
Figure 3.7: Mechanism current flow in (a) one-point probe, (b) two-point, and (c) 
collinear four-point probe.
For the configuration in Figure 3.7(b), the voltage is
Ip Ip Ip (1  1
V = =  * ( 1 - 1 )  
2n  Vrj r2/
3.13
27rrx 27rr2
Where, rl and r2 are the distances from probes 1 and 2, respectively. The minus sign
accounts for current leaving through probe 2. For probe spacing’s s i, s2, and s3, as in
Figure 3.7 (c), the voltage at probe 2 is
I p  f  I  1 \  3 14
V 2 = r -  — —  {*•* here rt =  5X an d  r-2 =  52 +  53 }
2 n  \S-i 52 +  5 3/
and at probe 3 it is
^ = 8  -  7)  {v here r'  = s‘ + and r2 = s3 J
The total measured voltage V =  P2 — P3 becomes
7p / 1  1 1 1 \y  =  J 1  + _
2n  \5i 5? +  5o 5i +  5o 5 , /
3.16
The resistivity p is given by
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2n V
p  =
3.17
( l / s 1 -  1/CSi + s2) -  l / ( s 2 + s3) + l / s 3) /
Si = s2 = s3 = s 3.18
Usually, p is expressed in units o f ohm cm with V measured in volts I in amperes 
and s in cm. Now if during the four-point probes the probe measurements spacing 
between the different probes is kept equal (i.e. s = si = s2 = s3), Equation (3.12) 
reduces to
V
p  =  2ns — 3.19
Contact Resistance
I
Device Under Test (DUT)
Contact Resistance
Figure 3.6: Equivalent circuit o f four point probe resistance measurement arrangement.
Semiconductor wafers are not semi-infinite in extent in either the lateral or the 
vertical dimension and Equation (3.13) must be corrected for finite geometries. For 
an arbitrarily shaped sample the resistivity is given by
o r V 3-20p  =  2nsF —
Where, F corrects for probe location near sample edges, for sample thickness, sample 
diameter, probe placement, and sample temperature. It is usually a product o f several 
independent correction factors. For samples thicker than the probe spacing, the 
simple, independent correction factors contained in F of Equation (3.14) are no 
longer adequate due to interactions between thickness and edge effects. Fortunately 
the samples are generally thinner than the probe spacing, and the correction factors 
can be independently calculated.
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3.6. Correction factors
The Correction factor F in equation 3.19 is further subdivided into 3 independent 
correction factors/7!, F2 and F3 .
F =  F±F2F3
Correction factor F1 accounts for the thickness o f the sample, F2 is for lateral 
dimensions o f the sample and the final correction factor F3 is introduced to account 
for the placement o f probes on sample relative to the sample edges. Correction factor 
F3 can be assumed as unity if  the four point probe is performed by placing the probes 
near to the 10% region o f centre. I f  probe spacing (s) is very small compared to the 
sample thickness(t), the correction factor (F) for thin film is given by [9],
„ Vs 
21n(2)
Substituting this value o f F in equation 3.20, the p  can be expressed as
n  V 
P ~ ln(2) tl
For nanowires, if  A is the area o f cross-section and L is the length o f nanowire
3.7. Mutual trans-conductance G?m), carrier mobility (p) and carrier 
concentration (n) measurements
gm, n a n d  p  are most important parameters o f an semiconductor. The device 
fabrication is directly dependent upon them. These factors can be indirectly 
controlled by extent o f doping. Following equations represents their relations to 
fundamental quantities.
_ 9m l2 3.21
p cvds
Where, g m is the maximum transconductance that can be obtained from the slope o f 
dlo/dVg o f the Id versus Vq plot, L is the length o f the nanowire, C is the capacitance 
given by
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Where, e0 =  8.854 x  10“ 12Fm 1 is the vacuum permittivity and er =  8.91 the 
permittivity o f the ZnO nanowire, A is the area and d is the width o f nanowire.
CVth 3.23
71 =
2n r 2L
Here Vth is the threshold voltage.
3.8. Scanning Electron Microscopy (SEM)
Unlike other electron microscopies SEM can be used to image and analysis o f  bulk 
specimens which made it suitable choice for use in the experiment for ensuring the 
integrity o f the fabricated device. Electrons from a thermionic or field emission 
cathode are accelerated through a voltage difference between cathode and anode 
which can be easily controlled as desired in the wide range o f  0.1-50KeV. Essential 
components o f all SEMs include the following: Electron Source/Gun , Electron 
Lenses, Sample Stage, Detectors for all signals o f interest, Display / Data output
devices
GUN
S P R A Y  A P E R T U R E  
F IR S T  C O N D E N S E R  L E N S
S E C O N D  C O N D E N S E R  L E N S  
D O U B L E  D E F L E C T IO N  C O IL  
S T IG M A T O R
F IN A L  (O B JE C T IV E ) L EN S 
B EA M  L IM IT IN G  A P E R T U R E  
X -R A Y  D E T E C T O R  
(W DS O R  E D S)
PM T  A M P 
SC A N  G E N E R A T O R S
SE C O N D A R Y  E L E C T R O N  
D E T E C T O R
T O  D O U B L E  
D E F L E C T IO N  C O IL
M A G N IF IC A T IO N  C O N T R O L
Figure 3.8: Schematic drawing o f the electron and x  ray optics o f a combined SEM
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3.9. Summary
From the above discussion following equation are summarized as they will be
applied in Chapter 5.
Resistivity o f thin film n  V . ^  3.24
p=R2)ty =4-5323tT
Resistivity o f nanowire AR 3.25
p = -
Carrier mobility gmL2 3.21
M =  ~cvZ
Carrier concentration _  CVth 3.23
n  2nr2L
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4.1. Introduction
In this chapter the details o f the various experiments preformed will be discussed. 
First the sample preparation/fabrication o f Cu doped thin films is discussed followed 
by their electrical measurements arrangement. ZnO nanowires growth and 
fabrication o f  four point contacts to the nanowire on a silicon wafer is discussed next. 
Then the four point probe measurements and trans-conductance characterisation 
process for the nanowires is presented in detail towards the end o f  the chapter.
4.2. Cu doped ZnO thin films deposition
Thin films are classified as two dimensional (2-D) nano structured devices based 
upon existence o f electron confinement in them due to their shape and size [2]. The 
size o f these nanowires is comparable to the order o f mean free path o f electrons in 
them, which gives rise to the quantum size effect and makes them exhibits different 
behaviour from the devices o f same materials in their bulk/macroscopic sizes [3]. 
Thin film deposition is as extremely delicate process. Thin films used in these 
experiments were deposited using Filtered Cathodic Vacuum Arc (FCVA) technique 
[4, 5]. The whole process o f thin film deposition is briefly presented in the following 
section.
4.2.1. Sample preparation - ZnO:Cu thin film deposition
The samples used for this study o f electrical transport were prepared by a well- 
established technique o f Filtered Cathodic Vacuum Arc [4, 5]. A schematic diagram 
o f  a FCVA is shown in Figure 4.1. During deposition/operation, a plasma beam with 
macro-particles and neutral atoms is emitted from the cathodic arc spot by a cathodic 
vacuum arc process. Unwanted macro-particles and neutrals are then be filtered out 
by a cross-magnetic and electric field. Only ions within a well-defined energy range 
are allowed to reach the substrate. Harder, denser and cleaner films can be produced 
by this technique which satisfies the general requirement for all applications - that 
the deposited films adhere well on a substrate and have good optical, chemical, 
electrical and mechanical properties that are predictable and reproducible.
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Figure 4.1: Schematic diagram of the Filtered Cathodic Vacuum Arc (FCVA) 
system for depositing thin Films 111.
Heavily doped silicon was used as a substrate to deposit the thin films. A total o f 
eight samples were prepared for the analysis. Five samples were prepared by using 
1% Cu and three with 0.5 % Cu. Among the five samples that were prepared with 
1% Cu three samples have uniform thin film thickness o f 295nm and the remaining 
two have 177nm thick film.
Sample Number Cu Target Used (%) Film Thickness (nm)
S88-1 1% 295
S88-2 1% 295
S88-3 1% 295
S88-4 1% 177
S91-1 3% 270
S92-1 0.5% 178
S92-2 0.5% 100
S92-3 0.5% 100
Table 4.1: ZnO thin film samples, Cu % target used and film thickness.
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The thin film thickness o f 3 samples grown with 0.5% o f Cu was 178 nm, 101 and 
lOOnm. All samples were logically named for systematic study. Table 4.1 contains 
the summary o f all thin film samples.
4.2.2 Post growth treatment of thin films
Sample S88-2 and S88-3 were both annealed at 400°C in the presence o f oxygen and 
N2O gas respectively. During the preparation o f sample S92-2 N2O gas was 
introduced. Sample S92-3 was annealed at 400°C in the presence o f N 2O gas.
Sample
Number
Film Thickness 
(nm)
Cu Target 
Used (%)
Special Treatment
S88-1 295 1% As-grown
S88-2 295 1% O2 annealing at 400°C
S88-3 295 1% N 2O annealing at 400°C
S88-4 177 1% As-grown
S91-1 177 3% As-grown
S92-1 178 0.5% As-grown
S92-2 100 0.5% Grown in N2O environment
S92-3 100 0.5% N2O annealing at 400°C
Table 4.2: Special treatment performed on thin film samples.
4.2.2. Four point probe arrangement for thin films
As discussed in the Chapter 3 the probe positioning is important in order to 
accurately measure the resistivity o f the film. The fabricated thin film sample was 
carefully placed on probe station, with the help o f  microscope mounted on the probe 
station probes were carefully lowered to touch the DUT. A schematic layout o f the 
arrangement has been shown in Figure 4.2. After lowering the four probes precisely 
onto the desired locations on the thin film one by one, four point probe 
measurements were taken and this process is repeated for three times on three 
different areas on the thin film. Data is saved for further analysis and this process 
was repeated for all the eight thin film samples initially prepared.
An attempt was also made to carry out the trans-conductance measurements for thin 
films using back gate configuration, but veiy thin oxide layer between silicon wafer 
and ZnO thin film does not allow that because o f too low breakdown voltage.
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Probe StationSMU 2
SMU1
DUT
Figure 4.2: Schematic diagram for four point probe measurement arrangement
for thin films (not drawn to scale).
4.3. ZnO  nanowires growth and sample preparation for four point probe
Nanowires are basically one dimensional nanostructures fabricated/synthesized from 
their respective bulk state by either bottom up or top down approach. Inorganic 
nanowires are nanostructures fabricated from inorganic materials and their typical 
growth methods are thermal, hydride vapor phase epitaxy, metal organic vapor phase 
epitaxy and chemical vapor deposition, and growth mechanisms vapor-liquid-solid 
(VLS) and vapor solid (VS) methods [6]. Thin films are classified as one 
dimensional (1-D) [5] nano structured devices based upon existence o f electron 
confinement in them due to their shape and size [2]. Their novice properties due 
electron confinement make them very important for research. A controlled growth o f 
ZnO can be achieved by chemical deposition method (Figure 4.3). The growth 
process is highly sensitive to temperature and moisture content in the furnace, the 
furnace was turned on 30 minutes before the start o f experiment to get rid o f the any 
impurities present in the furnace. 0.3g o f ZnO and C (graphite)1 each were mixed 
together and transferred to an aluminium container open from the top, three 1cm2 
GaN wafers coated with 6nm of Au on were taken and marked as Sample A, B and C 
and placed in another aluminium container open from the top in way that each 
sample is 1cm apart from each other. First the aluminium container filled with ZnO 
and C mixture is placed in the furnace consulting the temperature chart o f the 
furnace. Then the second aluminium container holding substrate is carefully placed 
in the furnace at exactly 7cm from the first container. Flushing2 was performed at 
200°C twice to remove the any impurities left in the furnace. Furnace was then filled
1 Carbon is mixed with Zinc to lower its melting point. It is acting as a catalyst to lower the temperature.
2 Flushing is the process followed to remove the any impurities present in the furnace by first creating a vacuum
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with 98% A t and 2% O2 flowing at constant rate and temperature o f  the furnace is 
increased to 1000°C and kept there for 30 minutes and then allowed it to cool back to 
room temperature.
Gas —
Q Q_2-,
T em perature controlled Furnace
Gas Ar + 0 2
(a)
Zone A ZoneB
ZnO Liquid alloy on GaN wafer
Temperature controlled Furnace
7 cm
9cm
11cm
(b)
Figure 4.3 (a): Chemical Vapor Deposition (CVD) setup, 
(b) Arrangement o f samples and substrate in the experiment.
Melted gold Layer VAPOR
forms Droplets on the  \  I
L /
6 nm Thin Layer of Qoli1
VAPOR
GaN Substrate 1cm Length
ZnO Nanowire
ZnO Nanowire
c VaDor-Liauid-Solid Mechanism
Figure 4.4 (a) GaN Substrate with 6 nm o f thin gold layer at its surface, (b) As the 
temperature inside the furnace increases the top gold layer melts, forming small 
droplets on the surface o f GaN (c) With time gold droplets acts as catalyst and 
speedup the process o f ZnO settling onto the GaN (d) A grown ZnO nanowire.
Process o f  making contacts to the nanowire on the substrate starts with substrate 
cleaning using solvent cleaning technique o f ultrasonic bath for 15 minutes in three
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different solvents 1,1,1-Trichloroethane (TCA), acetone and Isopropanol (IPA). 
Substrate is then dried with nitrogen gas. ZnO nanowires are transferred direct on to 
the substrate after this.
Start
if th e  4-polnt 
contacts work
End
Lift-off
Developed
E xposurefor4 fingers
Substrate cleaning
Direct transfer of ZnO nano wires
Spin-coat PMMA on to p  of th e  
sam ple
Sputter metal electrodes using 
PVD
Mark down th e  coordinates using 
SEM
Check th e  4-polnt contacts using 
SEM in E-line system
Using the SEM in smaller aperture (10-20 pm) coordinates o f  desired nanowires are 
marked. Sample was then heated to 200°C for 1 minute followed by spin coating 
Polymethyl methacrylate (PMMA) at 2500 RPM for 30 seconds on the top o f  the 
sample. Exposure for the 4 finger contact to nanowire is then made with the help o f 
scanning electron microscope (SEM) operating in small aperture mode. Samples
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were dried before subjecting them to further PVD treatment for 5 minutes to sputter
Datt 5 Mar 2010 TW» 17:4017E H T - 1 0  00K V  Gun Vacuum = 9 220-01 Ombar Signal A = SE2
WD ■ 9.4 mm System Vacuum = 1 72o-006 mbar User Name = QTEST
Figure 4.5: SEM Image o f finalized device.
Au electrodes in the exposed area, which will result in formation o f ohmic contact to 
the nanowire. Samples were then washed with acetone for 30 minutes or more till the 
patterns come out. Integrity checks for the device were performed next using SEM to 
make sure a reliable four point contact is established with the nanowire electrical 
measurements. A finalized device is shown in Figure 4.5.
4.4. Resistivity m easurem ent arrangem ent for ZnO nanowires
As discussed in Chapter 3 a current is forced through the outer electrodes and voltage 
drop is measured at the inner electrodes o f nanowire. A schematic sketch o f four 
point probe resistivity measurement o f a nanowire is shown in Figure 4.6.
SuostrateNanowire
Figure 4.6: Four point probe arrangement for nanowires
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It has already been proven in Chapter 3 that the resistance obtained by four point 
probe is very accurate and actual resistance o f the nanowire channel, without any 
parasitic resistances. Flow chart 4.2 states the procedure followed during the 
resistivity measurement o f nanowire.
4.5. Trans-conductance m easurem ent arrangem ent for ZnO nanowires
Trans-conductance measurement is slightly more complicated than the above 
described method of four point probe for resistivity measure. The only difference 
here some gate bias (Vg) is applied. The schematic sketch o f this arrangement is 
shown in Figure 2.7. Further Vg is varied and device characteristic were recorded and 
analysed. Detailed analysis is given in section Chapter 5.
Place th e DUT on the 
probe station
Low erthe probe on to the  
DUT (m ake sure all contacts 
to th e DUT are ohmic)
C end )
Na
Si Substrate
Figure 4."?: Trans-conductance measurement arrangement for nanowires
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4.6. Summary
In this chapter the practical aspects o f the project were presented. Precautions and 
good practice methods o f performing the experiment were set and were followed 
throughout the experiment. While Cu doped thin films are easier to characterize 
when compared to resistivity measurement o f nanowire. A lot o f effort is required to 
first make the ohmic contacts to the nanowire and then extra care is to be taken while 
performing four point probe because a slight change can damage the device. In next 
chapter result obtained from these measurements are analysed.
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5.1 Introduction
As discussed in Chapter 4, thin film samples used in this experiment had been 
fabricated using FCVA technique, so as to carry out systematic study o f the electron 
transport properties o f Cu-doped ZnO thin films. All the electrical transport 
measurements had been carried out at room temperature. The results o f  electrical 
transport properties o f thin films will be presented first, followed by the discussion 
on improvement o f transport properties and film stability by special post growth 
treatment o f the thin films. Dependence o f resistivity on film thickness, post growth 
treatment and Cu percentage will be discussed. Results obtained from resistivity and 
trans-conductance measurements o f ZnO nanowires are presented and discussed in 
latter half o f the chapter.
5.2 Electron transport study of ZnO:Cu thin films
As discussed in Chapter 4, eight different thin film samples were prepared for 
electrical measurements. The details o f the samples and their post growth special 
treatment are summarised in Table 5.1. Each one o f the eight thin film sample 
prepared for analysis were put to test one by one in the four point probe resistance 
masurement arrangement for thin films as described in Chapter 4.
Sample
Number
Cu Target Used (%) Film Thickness 
(nm)
Special Treatment
S88-1 1% 295 As-grown
S88-2 1% 295 O2  annealing at 400°C
S88-3 1% 295 N 2O annealing at 400°C
S88-4 1% 177 As-grown
S91-1 3% 270 As-grown
S92-1 0.5% 178 As-grown
S92-2 0.5% 100 Grown in N 2O environment
S92-3 0.5% 100 N 2O annealing at 400°C
Table 5.1: ZnO thin film samples Cu % target used, film thickness and special
treatment given to sample.
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Figure 5.1 -5.8 shows the I-Vcurves plotted between the average o f  three 
measurements taken at three difrrenet points for each sample using four point probe 
measurement. Resistane was calculated form these plots by taking the average o f all 
the measurements. Selective sampling was used while taking the average o f 
resistance for sample S88-2 and S92-1 by not including values with noise in the 
average. Percentage unceratianty was calculated for eaach sample separetly usingthe 
expression
Percentage unceratianty = Stanadard Devivation, 100Average
Uncertainly is found out to be under 2% for all the thinfilm samples except 14 % for 
S88-2 and 8% for S92-1. Using the measured resistance and percentage uncertainty, 
resistivity is calculated using the equation 3.24. The summary o f  resistivity 
calculated for all samples is presented in Table 5.2. Comparsion are drawn with 
respect to film thickness, special post growth treatment given to the sample and 
percentage o f Cu target used during the growth o f the thin film.
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Figure 5.2: Electron transport
Figure 5.1. Electron transport measurement mp^ „ r(.mpn, o f samp|e sgg_2 (Cu
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Figure 5.3. Electron transport measurement Figure 5.4: Electron transport
o f sample S88-3 (Cu doped ZnO thin film measurement o f sample S88-4 (Cu
annealed in N 2O environment annealed at doped ZnO thin film o f thickness
400°C and o f  thickness 295 nm). 177nm).
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Figure 5.5: Electron transport
measurement o f sample S91-1 (Cu doped 
ZnO as-grown thin film o f thickness 295 
nm).
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Figure 5.7: Electron transport
measurement o f  sample S92-2 (Cu doped 
ZnO thin film o f thickness lOlnm grown 
in the presence o f N 2O).
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Figure 5.6: Electron transport
measurement o f sample S92-1 (Cu 
doped ZnO as-grown thin film with 
thickness lOOnm).
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Figure 5.8: Electron transport
measurement o f  sample S92-3 (Cu 
doped ZnO thin film o f thickness 
lOOnm grown in the presence o f N 2O 
gas and annealed at 400°C).
Sample
Number
Cu Target 
Used (%)
Film Thickness 
(nm)
Resistance
(Ohm)
Resistivity 
Ohm cm
S88-1 1% 295 1.24 x  107 1.05 x  103
S88-2 1% 295 3.32 x  107 3.38 x  103
S88-3 1% 295 4.20 x  105 5.22 x  101
S88-4 1% 177 1.43 x  107 1.15 x  103
S91-1 3% 177 4.77 x  103 3.83 x  lO ” 1
S92-1 0.5% 178 1.52 x  106 8.25 x  103
S92-2 0.5% 100 2.96 x  106 1.35 X 102
S92-3 0.5% 100 4.47 x  10s 2.02 x  101
Table 5.2: Summary o f measured resistivity o f all thin film samples.
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5.2.1. Effect of the post growth treatment on the thin film resistivity
For post growth treatment studies lets first consider samples S88-1, S88-2 and S88-3.
Sample
Number
Cu Target 
Used (%)
Film Thickness 
(nm)
Special
Treatment
Resistivity Ohm 
cm
S88-1 1% 295 As-grown 1.05 x  103
S88-2 1% 295 O2  annealing at 
400°C
3.38 x  103
S88-3 1% 295 N2O annealing at 
400°C
5.22 x  101
Table 5.3. Resistivity o f the samples S88-1, S88-2 and S88-3
For all these samples 1 % Cu target was used during the film deposition and all three 
samples have same film thickness o f 295nm. First sample S88-1 is without any post 
growth treatment (Figure 5.1), the resistivity o f the thin film comes out to be 
1.05 KCLcm. For sample S88-2 which was anealed in the presence o f O2 at 400°C. 
The resistivity o f the thin film measured to be 3.379 KClcm, which increases three 
times in magnitude to that o f  as-grown sample S88-1. Sample S88-3 was annealed in 
the presence o f N 2O enviomment at 400°C . The resistvity o f this sample (Figure 5.3) 
is found out to be 52.15 flcm, which is decreased 100 times in magnitude to that o f 
as-grown S88-1 sample. In Figure 5.9 resistivities o f samples S88-1, S88-2 and S88- 
3 are plotted.
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Figure 5.9: Resistivity o f the as-grown, annealed in the presence o f O2 and 
annealed in the presence o f N2O thin films.
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The resistivity o f thin film after annealing in the presence o f O2 increase due to the 
chemisorption o f O2 in the interstitial sites and conversion o f mono and trioxide to 
more stable dioxide state. This increase the percentage o f O2 in the thin film which is 
an electron acceptor and hence results in increased resistivity o f the thin film. 
Annealing in the presence o f  N2O enhanced the film stability considerably. The 
resistivity after the treatment process was found out to be approximately 100 times 
lesser than the resistivity o f as-grown thin film o f same thickness. But as discussed 
earlier annealing in the presence o f O2  alone resulted in threefold increase in the 
resistivity. This confirms that the decrease in thin film resistivity in the case o f 
annealing in the presence o f  N2O was perhaps due to N-Zn bonding, as the bond 
length on N-Zn bond is more than that o f Z n-0  bond [1, 2]. Similar trend is also 
observed in another set o f  samples S92-2 and S92-3 (Table 5.4) both having same 
film thickness (lOOnm) and Cu % o f 0.5.
Sample
Number
Cu Target 
Used (%)
Thickness (nm) Special Treatment Resistivity 
Ohm cm
S92-2 0.5% 100 N2O environment 1.35 x  102
S92-3 0.5% 100 N2O annealing at 
400°C
2.02 x  101
Table 5.4: Resistvity o f the samples S92-2 and S92-3
5.2.2. Effect of the film thickness on the thin film resistivity
For the study film thickness on resistivity two samples S88-1 and S88-4 both having 
1% Cu were considered. Following table summerizes the charactestic o f both 
samples to be compared.
Sample
Number
Cu Target 
Used (%)
Thickness
(nm)
Special
Treatment
Resistance
(Ohm)
Resistivity 
Ohm cm
S88-1 1% 295 As-grown 1.24 x  107 1.05 x  103
S88-4 1% 177 As-grown 1.43 x  107 1.15 x  103
Table 5.5: Resistvity o f the samples S88 -1 and S88-4
The resistivity o f the sample S88-4 is 1.05 KClcm, comparing to sample S88-1 the 
resistivity o f  the film as predicticted by previous theoratical and experimental studies 
increased to 1.15 KCLcm with the decrease in film thickness. Figure 5.10 presents the 
resistvity o f both samples with respect to their thickness. This trend is observed in all 
measured samples. I f  we study the I-V curve (Figure 5.4) for the sample S88-4 it can 
be seen that the curve can be divided into two regions for applied potential less then
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15 volt the film offers more resistance but beyond that an ohmic behaviour is 
observed.
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Figure 5.10: Resistivity vs thickness o f ZnO thin films.
5.2 J  Effect of the Cu doping percentage on the resistivity of thin films
As discussed samples having 3 different percentages (0.5, 1 and 3%) o f  Cu target 
used during the film deposition were prepared. For the effect o f Cu percentage on 
resistivity o f  thin film sample three samples S88-4, S91-1 and S92-1 having almost 
similar film thickness o f 177 nm and all o f  these samples were not given any post 
growth treatment are considered. The measured resistivity o f these samples is 
summarised in the following table for analysis.
Sample
Number
Cu Target 
Used (%)
Film Thickness 
(nm)
Special
Treatment
Resistivity 
Ohm cm
S92-1 0.5% 178 As-grown
S88-4 1% 177 As-grown
S91-1 3% 177 As-grown
Table 5.6: Resistivity o f the samples S92-1, S88-4 anc S91-1.
From the measured data (Figure 5.11) it can be observed that the resistivity decreases 
exponentially with increase in Cu percentage. Cu has a work function o f cp= 4.5 eV 
[10] and ZnO has a work function o f  cp = 5.4 eV [11], this results in lowering the 
fermi level o f the system and hence conduction increases with that. Also increased 
percentage copper resulted in extra carriers available for the transport. The
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exponetinal nature o f the curve implies that resistivity o f Cu doped thin films is very 
sensitive to the percentage o f  Cu present in them.
1.4
0.8 -
0.6 -
0 .4 -
0.2-
0.0-
0.5% 1% 3%
Percentage o f traget Cu used
Figure 5.11: Resistivity vs percentage o f target Cu used.
5.3 Electronic Transport Characterisation of ZnO Nanowires
For the systematic electron transport study o f ZnO nanowires, eight devices o f 
different nanowire length and width were fabricated in the process described in 
Chapter 4. SEM is performed on each o f  them to check the integrity o f  the device 
and measurement o f length and width o f  nanowires.
*WE\
Figure 5.12: SEM image o f the Figure 5.13. SEM image o f device
fabricated device using ZnO nanowire 1 fabricated with another nanowire 2 
(NW1) (NW2).
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Figure 5.14: SEM image o f the Figure 5.15: SEM image o f the fabricated 
fabricated device using ZnO nanowire 3 device using ZnO nanowire 4 (NW4). 
(NW3).
Figure 5.16: SEM image o f the Figure 5.17: SEM image o f the fabricated 
fabricated device using ZnO nanowire 5 device using ZnO nanowire 6 (NW6).
*rwe
Figure 5.18: SEM image o f the Figure 5.19: SEM image o f the fabricated
fabricated device using ZnO nanowire 7 device using ZnO nanowire 8 (NW8). 
(NW7).
From the SEM images o f  each sample and with the help o f image processing 
software, the length and width o f  nanowires were measured and are summarized in 
Table 5.7. ZnO have hexagonal cross-sectional area (A). A schematic view o f  cross- 
sectional area o f ZnO nanowire is shown in Figure 5.20. Cross-sectional area (A) can 
be calculated from the width (D) o f the nanowire with the help o f following equation,
3V3a2 3y[3D2 r Dl  5.1
A  =
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Figure 5.20: Schematic view o f  hexagonal cross- 
sectional area o f ZnO nanowire.
By using equation 5.1 cross-sectional area o f  all nanowire samples were calculated 
and are summarised in following table:
Sample Number Length (pm) Width D (nm) Cross-section area A (cm2)
NW 1 0.3537 71.4 3.31 x 10"11
NW 2 7.7010 133 1.15 x 10”10
NW 3 3.0230 71.17 3.29 x 10”11
NW4 0.3301 177.42 3.89 x 10-11
NW 5 1.6143 85.45 4.74 x lO"11
NW 6 0.8727 117.50 8.97 x 10"11
NW 7 0.3569 91.29 5.41 x lO-11
NW 8 1.9757 116.77 8.86 x lO-11
Table 5.7: Summary o f  the cross-sectional area o f nanowire samples 
5.3.1. Resistivity m easurem ents
Four point probe measurements were performed on each nanowire sample one by
one in an arrangement described in Chapter 4. Four point probe data is collected and 
I-V curves are plotted (Figure 5.21-5.28). Resistance o f each nanowire is obtained by 
taking average o f all measured values and is for calculating the resistivity o f each 
sample. Percentage uncertainty in measured resistance is under 1% for all samples.
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Figure 5.21: Electron transport Figure 5.22: Electron transport
measurement plot o f ZnO nanowire measurement plot o f ZnO nanowire
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(NW1) having length 35.37 |jm and 
width 71.4 nm.
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Figure 5.23: Electron transport
measurement plot o f ZnO nanowire 
(NW3) having length 3.02 pm and width 
71.17 nm.
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Figure 5.25: Electron transport
measurement plot o f ZnO nanowire 
(NW5) having length 1.61 pm and width 
85.46 nm.
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Figure 5.27: Electron transport
measurement plot o f ZnO nanowire
(NW2) having length 7.70 pm and width 
133 nm.
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Figure 5.24: Electron transport
measurement plot o f ZnO nanowire 
(NW4) having length 0.3301 pm and 
width 177.42 nm.
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Figure 5.26: Electron transport
measurement plot o f ZnO nanowire 
(NW6) having length 0.8727 pm and 
width 117.5 nm.
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Figure 5.28: Electron transport
measurement plot o f ZnO nanowire
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(NW7) having length 35.69 pm and (NW8) having length 1.97 pm and width 
width 91.29 nm. 116.77 nm.
Resistivity (p) o f a nanowire can be calculated with the help o f equation 3.25
AR 
p =  — flmLt
For first nanowires sample named NW1
3.311 x  lO "11 x  30.8 x  103
P = --------- ~ r r —i—  ----------- =  2.83 x  10"4 ficmH 0.3537 x  10"4
Also, conductivity (a) is given by
1a = - =  6.2613 x  10 Um 
P
Similarly resistivity for the rest o f the nanowire sample was also calculated and is 
presented in following table.
Sample
Number
Length (pm) Width
(nm)
R(KCL) p (tlcni)
NW 1 0.3537 71.4 30.1 2.83 x  10-2
NW 2 7.7010 133 82.4 1.23 X 10-2
NW 3 3.0230 71.17 38.98 4.24 x  10” 2
NW4 0.3301 177.42 175.62 2.07 x  1 0 "1
NW  5 1.6143 85.45 42.92 1.13 x  10-2
NW 6 0.8727 117.50 115.97 1.19 x  1 0 "1
NW 7 0.3569 91.29 72.59 1.10 x  10_1
NW  8 1.9757 116.77 124.37 5.58 x  10"2
Table 5.8: Summary o f the resistance and resistivity o f  nanowire samples.
Resistivity measured here will be used in determining the other key parameters such 
as carrier concentration and carrier mobility in the following section o f  trans­
conductance measurements.
5.3.2 Trans-conductance m easurem ents
Trans-conductance measurements were performed for six samples NW3-NW8. Each 
o f the six devices was placed in trans-conductance measurement arrangement as 
described in Chapter 4 one by one and data is collected for analysis.
Carrier concentration n  can be calculated using the equation 3.23 from Chapter 3.
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Figure 5.29 shows the trans-conductance plot for nanowire 1. From the tans- 
conductance plot n-type nature o f ZnO is observed and the value o f Vth can be 
determined and hence the carrier concentration(n).
cvth
n =
2 n r 2L
%
r
o
IQ 300
-2 -
-50
- 1.0- 1.5 - 0 .5 0.0 0.5 1.0 1.5
V oltage (V)
Figure 5.29: Electron transport measurement o f a single ZnO nanowire (NW1). 
(a) I-V curves taken at different gate voltages, Vg. The most conductive I-V curve 
was from Vg =10. Each curve below is taken at different gate voltage with IV 
interval. Inset: Conductance (G) vs Vg plot for the same device.
Similarly, as discussed in Chapter 3 carrier mobility Qi) can be calculated from 
equation 3.21
_ 9mL
Where, g m is the maximum transconductance can be obtained from the slope 
{ d l J d V g )  o f the Idversus Vg plot, L is the length o f the nanowire, C is the 
capacitance given by
  2.7T£0 £r L
l n ( 2 h / r )
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Where, e 0  =  8.854 x  10 10 Fcm 1 is the vacuum permittivity and e t  =  8.91 the 
permittivity o f the ZnO nanowire.
The calculated values o f p and n  for all the samples are presented in the following 
table
Sample
Number
Length
(pm)
Width
(nm)
R{KO) p  (Qcm) n (cm'3) p  (cm2/V 
s)
NW 1 0.3537 71.4 30.1 2.83 X lO "2 - -
NW 2 7.7010 133 82.4 1.23 X lO-2 - -
NW 3 3.0230 71.17 38.98 4.24 X 10-2 7.49 x  1018 19.7
NW4 0.3301 177.42 175.62 2.07 X 10"1 3.77 x  1019 8.01
NW 5 1.6143 85.45 42.92 1.13 X 10"2 4.13 x  1018 13.4
NW 6 0.8727 117.50 115.97 1.19 X 10"1 8.28 x  1017 63.4
NW 7 0.3569 91.29 72.59 1.10 X 10"1 5.66 x  1017 100
NW  8 1.9757 116.77 124.37 5.58 X 10-2 1.93 x  1018 58
Table 5.9: Summary o f  the length, width, resistivity, carrier mobility and carrier 
concentration o f all the nanowires samples.
5.3.3. Discussion on measured resistivity, carrier concentration and carrier 
mobility
From the experimental data maximum resistivity o f  1.19 x  10_1flcm  was observed 
for the nanowire having a width o f 117nm while minimum resistivity o f  1.13 x 
10_2ncm w as measured in the nanowire having a width o f 85nm. Figure 5.30 
presents the resistivity o f all samples with respect to their width.
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Figure 5.30: Resistivity versus width o f nanowire.
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Among all the nanowires studied o f different width in the range o f 70 to 180 nm it 
was observed that 90-lOOnm is the critical width, above or below which the 
behaviour o f ZnO nanowires changes significantly. Nanowires with width less than 
90 nm have lower resistivity than the ones with width more than 90 nm. Some 
researchers considered that the electric conduction mechanism in the ZnO nanowires 
is dominated by the defects at the surface o f the single ZnO nanowire [3-5]. With 
decrease in the width o f nanowire below 90nm the surface vacancies reduces, which 
results in reduced inelastic scattering events and this increases the electron mean free 
path. This decreases the resistivity o f the ZnO nanowires. From the conductance 
versus gate voltage (Vg) plot, n-type nature o f ZnO nanowires is observed. The 
carrier mobility for the ZnO nanowires was found out to be between 8 and 100 cm 2/  
Vs and the carrier concentration is in the range o f 5.66 x  1017to 3.77 x  1019cm -3 . 
This is in good agreement with other results reported in this area o f research [9].
5.4 Sum m ary
The electron transport measurements were successfully performed on sixteen 
different samples, eight o f which were thin film samples and remaining eight were 
nanowire based samples. It was observed that resistivity o f the ZnO thin films can be 
reduced by heat treatment in the presence o f N2O. Also it was concluded that this 
change in resistivity is due to N-Zn bonds as the heat treatment o f thin film in the 
presence o f O 2 alone resulted in increase in resistivity. The resistivity o f thin films 
was observed to be inversely proportional to the film thickness as with decrease in 
film thickness the resistivity increased. Resistivity o f thin films was found 
exponential dependent on the percentage o f Cu used during the film deposition. 
Resistivity and trans-conductance measurements were performed on a total eight 
different nanowire fabricated devices. Maximum resistivity o f 1.19 x  10_1Q cm 
was measured for the nanowire having a width o f 117nm while minimum resistivity 
o f 1.13 x  10” 2n cm  was found to be in the nanowire having a width o f 85 nm. The 
carrier mobility for the ZnO nanowires was found out to be between 8 to  100 cm2/  
Vs and carrier concentration in the range o f 5.66 x  1017to  3.77 x  1019 cm -3 .
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6.1. Introduction
A systematic study o f electrical properties was carried out for both thin films and 
nanowires o f  ZnO and results were interpreted in the previous chapters. In this 
chapter the conclusions o f this work are drawn and a future scope in this area is also 
discussed at the end.
6.2. Cu doped ZnO thin films study
Resistivity o f the as grown Cu doped ZnO thin films was found out to be o f  the order 
o f 103 Slcm with 1.15 Kficm  as the maximum value. It was also observed that the 
resistivity o f thin films is inversely proportional to the film thickness.
6.2.1. Resistivity dependence on post growth treatment of thin films
The resistivity after the post growth treatment in the presence o f N2 O was found out 
to be 5.22 x  101 ficm  which is approximately 100 times lesser than the resistivity 
o f as grown thin film o f same thickness. Further annealing in the presence o f O2  
alone increased the resistivity to double the measured value o f  as grown film 
resistivity o f same thickness. This is because O2 is an electron acceptor and higher 
percentage o f O2 results in lesser number o f free carriers available or transport and 
hence increased resistivity o f the thin film. This confirms that the increase o f film 
stability in case o f annealing in the presence o f N2O was because o f N-Zn bonding 
and not because o f O2 as the treatment o f thin films in the presence o f O2 alone 
results in increase in resistivity.
6.2.2. Resistivity dependence on thickness of thin films
For the Cu doped thin films o f different thickness in the range o f 100-300 nm it was 
observed that the resistivity o f ZnO thin films is inversely proportional to the film 
thickness (Figure 5.9). The resistivity o f the sample S88-4 is 1.05 Kilcm, comparing 
to sample S88-1 the resistivity o f the film as predicticted by previous theoratical and 
experimental studies increased to 1.15 KClcm with the decrease in film thickness. 
This trend is observed in all measured samples. Minimum value o f  2.02 x
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101ohm cm  for the film o ff 100 nm thickness and maximum value o f 5.22 x  101 
ohm cm for the film o f  300 nm thickness was measured.
6.2.3. Resistivity dependence on percentage of copper used during deposition
As discussed samples having 3 different percentages (0.5, 1 and 3%) o f Cu target 
used during the film deposition were prepared and analysed. An exponential 
dependence on Cu percentage was observed. As the resistivity o f Cu doped ZnO thin 
films is very sensitive to the presence o f Cu content in them, this can be used to 
effectively control the resistivity o f the thin films.
6.3. ZnO nanowires study
Ohmic contact to a single nanowire was successfully made and four point probe 
measurements were performed to measure their resistivity. To draw comparison 
nanowires o f different width were used in different devices, from the experimental 
data maximum resistivity o f  1.19 x  10_1flcm  was observed for the nanowire 
having a width o f 117nm while minimum resistivity o f 1.13 x  10_2flcm  was found 
to be in the nanowire having a width o f 85nm. It was observed that with decrease in 
the width o f nanowire beyond 90nm, the resistivity decreases because o f the decrease 
in surface vacancies, which result in reduced inelastic scattering due events and 
electron mean free path increases. From the conductance versus Vg plot, n-type 
nature o f ZnO nanowires is observed. The maximum carrier concentration for the 
ZnO nanowires was found out to be 3.77 x  1019 cm~3 and a maximum carrier 
mobility o f 100 cm2 /V s  was determined, which are in good agreement with results 
reported by other researchers.
6.4. Future work
The results presented in this work shows a trend that ZnO based nanostructures will 
exhibit. ZnO nanostructures applications can find application in both information and 
healthcare.
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